FORM PTO-1082

Case Docket No.: 81674-027 1623

Date: September 18, 2000

Express Mail Label No.: EL 594 170 115 US



Dear Sir:

Box Patent Application

Washington D.C., 20231

Transmitted herewith for filing is the patent application of

Inventor(s): John Halbert of Beaverton, Oregon and Randy M. Bonella of Portland, Oregon

ASSISTANT COMMISSIONER FOR PATENTS

For: MEMORY MODULE AND MEMORY COMPONENT BUILT-IN SELF TEST

Enclosed are:

2 Sheets of formal drawings

An assignment of the invention to Intel Corporation. X Will follow.

An unsigned Declaration and Power of Attorney.

	CALCULATION OF FEES							
MINUS BASE* OVER BASE EI					X SM/LG ENTITY FEE	\$ AMOUNT	FEE	
A	TOTAL CLAIMS FEE	53	-20*=	33	x \$9 or x \$18	\$594		
В	INDEPENDENT CLAIMS FEE**	7	- 3*=	4	x\$39 or x 78	\$312		
С	SUBTOTAL – ADDITIONAL CLAIMS FEE (ADD FINAL COLUMN IN LINES A + B)						\$906	
D	D SMALL ENTITY FEE = \$130 MULTIPLE-DEPENDENT CLAIMS FEE LARGE ENTITY FEE = \$260						\$0	
Е	E SMALL ENTITY FEE = \$345 BASIC FEE* LARGE ENTITY FEE = \$690						\$690	
F	F TOTAL FILING FEE (ADD TOTALS FOR LINES C, D, AND E)					\$1596		
G	G ASSIGNMENT RECORDING FEE \$40					\$0		
	**LIST INDEPENDENT CLAIMS (1, 9, 16, 24, 31, 39 and 48)							

X	Please DO NOT charge my Deposit Account No. 03-3975	<u>\$0</u>	A copy of this sheet is enclosed.
	A check in the amount of	<u>\$0</u>	to cover the filing fee is enclosed.
	A check in the amount of	<u>\$0</u>	to cover Assignment Recordation fee is enclosed.
	The Commissioner is hereby authorized to associated with this communication or creation 16.1805. A copy of this sheet is enclosed	edit any over	
	Any filing fees under 37 CFR 1.16 for Any patent application processing fees	the presenta	

 The C	ommissioner is hereby authorized to charge payment of the following fees during
	ndency of this application or credit any overpayment to Deposit Account No. 16-
1805.	
	Any patent application processing fees under 37 CFR 1.17. The issue fee set in 37 CFR 1.18 at or before mailing of the Notice of Allowance,
	pursuant to 37 CFR 1.311(b). Any filing fees under 37 CFR 1.16 for presentation of extra claims.

Respectfully submitted,

Dated: September 18, 2000

Roger R Wise Reg. No.

PILLSBURY MADISON & SUTRO LLP

725 South Figueroa Street, Suite 1200 Los Angeles, CA 90017-5443 Telephone: (213) 488-7100 Facsimile: (213) 629-1033

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:

John HALBERT and Randy M. BONELLA

Group No.: NOT ASSIGNED

Serial No.: NOT ASSIGNED

Examiner:

NOT ASSIGNED

Filed:

September 18, 2000

For: MEMORY MODULE AND MEMORY COMPONENT BUILT-IN SELF TEST

CERTIFICATE OF MAILING VIA U.S. EXPRESS MAIL

"Express Mail" Mailing Label No. EL 594 170 115 US Date of Deposit: September 18, 2000

Box Patent Application Assistant Commissioner for Patents Washington, D.C. 20231

Dear Sir:

I hereby certify that

X Letter of transmittal

X Patent application (17 pages of specification; 53 claims; 1 pages of abstract)

X 2 sheets of formal drawings

X An unsigned Declaration/Power of Attorney

X Return postcard

are being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service with sufficient postage under 37 CFR 1.10 on the date indicated above and are addressed to:

Box Patent Application Assistant Commissioner for Patents Washington, D.C. 20231.

> September 18, 2000 Date of Deposit

Lucia Conzalez

Signature



APPLICATION FOR UNITED STATES PATENT IN THE NAME OF

JOHN HALBERT AND RANDY M. BONELLA

FOR

MEMORY MODULE AND MEMORY COMPONENT BUILT-IN SELF TEST

Prepared By:

PILLSBURY MADISON & SUTRO LLP Ninth Floor, East Tower 1100 New York Avenue, N.W. Washington, D.C. 20005-3918 Telephone: (213) 488-7100 Facsimile: (213) 629-1033

Attorney Docket No.: 81674-271623

Client Reference No.: P-9613/15

Express Mail No.: EL 594 170 115 US

5

TITLE OF THE INVENTION

MEMORY MODULE AND MEMORY COMPONENT BUILT-IN SELF TEST

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates generally to memory systems, and more specifically, to memory modules and memory components, such as a memory device or a memory buffer, having built-in self test functionality.

2. Discussion of the Related Art

Integrated circuit devices such as random access memories (RAMs) usually undergo device verification testing during manufacture. Typically, such verification tests are designed to detect both static and dynamic defects in a memory array. Static defects include, for example, open circuit and short circuit defects in the integrated circuit device. Dynamic defects include defects such as weak pull-up or pull-down transistors that create timing sensitive defects.

A specialized integrated circuit device tester is normally employed to perform manufacturing verification tests. For example, such an integrated circuit device tester may be used to perform read/write verification cycle tests on the memory array. Relatively low-speed (e.g., 20 MHz), low-cost integrated circuit device testers are usually sufficient for detecting static defects in the memory array. However, extremely expensive integrated device testers are needed to detect dynamic defects in very high-speed memory arrays. Such expensive high-speed integrated circuit testers increase the overall manufacturing costs for such devices. In addition,

5

for integrated circuit devices that include large memory arrays, the cycle time required to perform such read/write tests increases in proportion to the size of the array.

Attempts to overcome some of the difficulties associated with testing integrated circuit devices have included implementing built-in self-test (BIST) circuitry. For example, an integrated circuit cache memory array may contain circuitry to perform a standard static random access memory (SRAM) 13N March test algorithm on the memory array. A state machine is typically used to generate the 13N March test algorithm along with circuitry to sample data output and to generate a signature of the results. The signature is then compared against an expected value to determine whether defects exist in the memory array. Such BIST circuitry usually enables high-speed testing while obviating expensive high-speed testers.

Unfortunately, these BIST routines have generally only been able to apply a preprogrammed test sequence on the memory array. As the process of manufacturing such a memory array evolves, manufacturing test engineers typically develop improved strategies for detecting both static and dynamic defects in the memory array.

Moreover, such improved strategies for detecting defects can only be applied to testing that occurs while the device is placed in an expensive integrated circuit device tester. Therefore, engineers have been unable to achieve the benefits of improved test strategies without the use of an expensive tester, or without redesigning the integrated circuit device. Because of the advances in memory technology, and particularly in the area of narrow high-speed buses, which typically run at speeds of about 1.6 GHz, for use with dynamic random access memory devices (DRAMs), it is very expensive to obtain a high-speed tester capable of testing a memory module or a memory component at such high operating frequencies. Therefore, the added use of expensive high-speed hardware testers increases the time required to ascertain hardware failures,

5

not to mention greatly increasing the overall manufacturing cost of these memory modules and memory components.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 illustrates a memory module having built-in self test according to an embodiment of the present invention; and

Fig. 2 illustrates a memory component having built-in self test according to an embodiment of the present invention.

DETAILED DESCRIPTION

Fig. 1 illustrates a memory module having built-in self test (BIST) according to an embodiment of the present invention. By utilizing the memory module 100 of Fig. 1, an expensive external high-speed tester is not required to test the memory module 100. The memory module 100 is configured so as to utilize BIST without any external equipment.

The memory module 100 shown in Fig. 1 utilizes a set of buffers 130, 140, 150 in order to provide an interface with a processor component, such as a memory controller (not shown), which may be operating at a different voltage and/or frequency than the memory devices 110, 120, such as dynamic random access memory (DRAM) devices. In the embodiment of Fig. 1, a three-buffer configuration is utilized for the memory module 100: two data buffers 1st 130, 2nd 140, and an address and command buffer 150. However, the 1st and 2nd data buffers 130, 140 and the address and command buffer 150 may be incorporated into a single buffer device, or additional buffer components may be utilized as well.

5

In one embodiment, the built-in self test (BIST) logic and circuitry are incorporated with the address and command buffer 150. The address and command buffer preferably includes an address and command generator 154 to generate the address and commands and the test data to be transmitted to the memory devices 110, 120 for testing. However, instead of generating the test data, the BIST logic may utilize existing data extracted from the memory controller off of the data bus as the test data as well. Along with generating the test data, the address and command generator 154 also generates compare test data, which is used to compare the test data read from the memory devices 110, 120, with the test data (which is identical to the compare test data) initially transmitted from the address/command generator 154 to the memory devices 110,120 for storage.

In one embodiment, the test data generated by the address/command generator 154 is transmitted to the memory devices 110, 120 for storage therein. Then, the test data stored (written) in the memory devices 110, 120 are read from the memory devices 110, 120 and compared with the compare test data, which is identical to the test data, also generated by the address/command generator 154. A comparator 145, such as an "exclusive OR" (XOR) comparator, may be provided in each one of the data buffers 130,140 to compare the test data read from the memory devices 110, 120 with the compare test data provided by the address/command generator 154. A determination of whether the comparison is a match or a failure is made by the comparator 145, and a result then is preferably transmitted to a test result/status register 156, that may be provided within the address and command buffer 150. The test result/status register 156 may then provide a test status or result signal to an external device, such as a memory controller. The test status/result signal generated by the test result/status register 156 may utilize a two-bit packet, indicating, for example, the following states: BIST not

5

enabled (00); BIST executing (01); BIST failed (10); and BIST passed (11). Although Fig. 1 illustrates a memory module 100 having two memory devices 110, 120, the memory module 100 is not limited to only two memory devices, and any suitable number may be used.

Additionally, rather than using a high-speed clock signal to perform testing, the memory module 100 may use a slow speed clock signal, generating just one clock, and using a clock multiplier 152 within the address and command buffer 150 to multiply and distribute the clock signal to the memory devices 110, 120. Accordingly, by utilizing the memory module 100 illustrated in Fig. 1, the memory module 100 may be tested independently of other systems, and expensive high-speed testers are not required to test the memory devices 110,120 and their connections within the memory module 100 itself.

Fig. 2 illustrates a memory component having BIST according to an embodiment of the present invention. As illustrated in Fig. 2, BIST logic may be provided completely within a single memory component, such as a buffer 210 and a memory device 220. That is, each memory component may be taken independently of any other component and tested on its own. The buffer 210 may be an address and command buffer 150, or a data buffer 130, 140, as discussed above with respect to Fig. 1.

The BIST logic includes a controller 260 to perform the BIST operations. The controller 260 preferably receives a clock signal, and also provides test result signals from the memory component, such as a buffer 210 or a memory device 220. The controller 260, like the address and command generator 154 of Fig. 1, is adapted to generate test data and compare test data to test the functional logic or memory array 250 (depending on the type of memory component, e.g., a buffer or memory device) of the buffer component 210, or memory device 220. The test data is preferably provided to the functional logic or memory array 250, which is then

5

transmitted to an input/output interface 230, 240. The test data may also be transmitted directly to the input/output interface 230, 240 from the controller 260 to test the input/output interface 230, 240.

The input/output interface 230, 240 is configured with a loopback so that the test data may be directed back from an input/output connection to a compare register 270 to compare the test data from the input/output interface 230, 240, and ultimately, the functional logic or memory array 250. The controller 260 is adapted to generate and provide compare test data to the compare register 270 so that the compare register 270 may compare the test data received from the input/output interface 230, 240 with the compare test data to determine whether there was a match, and whether the test was successful. Accordingly, the compare register 270 makes a determination regarding the results of the test, and the test results are reported, preferably by the controller 260. The compare register 270 and the controller 260 may be embodied within a single device or a common circuit.

Therefore, by having memory components such as a buffer 210 and a memory device 220 with BIST, localized self-testing may be performed after the buffer 210 and the memory device 220 is manufactured. However, component-level built-in self test may be performed at various stages of manufacture and packaging, including at the wafer probe stage, during post-packaging, and even during post-assembly. Accordingly, the memory components 210, 220 of Fig. 2 may be tested independently of other components, and expensive high-speed testers are not required to test the memory components 210, 220.

While the description above refers to particular embodiments of the present invention, it will be understood that many modifications may be made without departing from the spirit thereof. The accompanying claims are intended to cover such modifications as would fall within

the true scope and spirit of the present invention. The presently disclosed embodiments are therefore to be considered in all respects as illustrative and not restrictive, the scope of the invention being indicated by the appended claims, rather than the foregoing description, and all changes that come within the meaning and range of equivalency of the claims are therefore intended to be embraced therein.

WHAT IS CLAIMED IS:

a buffer.

1

A memory component with built-in self test, comprising: 1. 1 an input/output interface coupled to the memory array and having a loopback; 2 a controller to transmit input/output test data to the input/output interface, and to 3 receive the input/output test data from the loopback of the input/output interface; and 4 a compare register to compare the input/output test data transmitted to the 5 input/output interface with the input/output test data received from the input/output 6 7 interface. The memory component according to claim 1, wherein the memory component is 2. a dynamic random access memory (DRAM). The memory component according to claim 1, wherein the memory component is 3.

- The memory component according to claim 3, wherein the buffer is an address 4. and command buffer.
 - The memory component according to claim 3, wherein the buffer is a data buffer. 5.
- The memory component according to claim 3, wherein the buffer is an address 6. 1 2 and command and data buffer.

1	7.	The memory component according to claim 1, wherein the compare register				
2	generates a test result based on the input/output test data transmitted to the input/output interfa-					
3	compared wit	h the input/output test data received from the input/output interface.				
1	8.	The memory component according to claim 1, wherein the controller is adapted to				
2	transmit mem	ory array test data to a memory array to store the test data therein, and to read the				
3	memory array	test data from the memory array, and the compare register is adapted to compare				
4	the memory a	array test data transmitted to the memory array with the memory array test data read				
5	from the men	nory array.				
1 2 3 4 5 6 7 8	and	A memory component with built-in self test, comprising: a memory array; an input/output interface coupled to the memory array and having a loopback; a controller to transmit memory array test data to the memory array to store the ory array test data, and to read the memory array test data from the memory array; a compare register to compare the memory array test data transmitted to the ory array with the memory array test data read from the memory array.				
1	10.	The memory component according to claim 9, wherein the memory component is				
2	a dynamic ra	ndom access memory (DRAM).				

1	11.	The memory component according to claim 9, wherein the memory component is
2	a buffer.	
1	12.	The memory component according to claim 11, wherein the buffer is an address
2	and command	buffer.
1	13.	The memory component according to claim 11, wherein the buffer is a data
2	buffer.	
1	14.	The memory component according to claim 11, wherein the buffer is an address
2	and command	and data buffer.
2	15.	The memory component according to claim 9, wherein the compare register
	generates a te	st result based on the memory array test data transmitted to the memory array
	compared wit	h the memory array test data read from the memory array.
1	16.	A method of testing a memory component with built-in self test, comprising:
2		transmitting input/output test data to an input/output interface having a loopback;
3		receiving the input/output test data from the loopback of the input/output
4	interfa	ice; and
5		comparing the input/output test data transmitted to the input/output interface with
6	the inr	out/output test data received from the input/output interface

17.	The method according to claim 16, wherein the memory component is a dyna				
random acces	ss memory (DRAM).				
18.	The method according to claim 16, wherein the memory component is a buffer.				
19.	The method according to claim 18, wherein the buffer is an address and command				
buffer.					
20.	The method according to claim 18, wherein the buffer is a data buffer.				
21.	The method according to claim 18, wherein the buffer is an address and command				
and data buffe	er.				
22.	The method according to claim 16, wherein the compare register generates a test				
result based o	in the input/output test data transmitted to the input/output interface compared with				
the input/outp	out test data received from the input/output interface.				
23.	The method according to claim 16, further including:				
	transmitting memory array test data to a memory array;				
	storing the memory array test data in the memory array;				
	reading the memory array test data from the memory array; and				
	comparing the memory array test data transmitted to the memory array with the				
memory array test data read from the memory array.					
	18. 19. buffer. 20. 21. and data buffer. 22. result based of the input/output.				

1	24.	A method of testing a memory component with built-in self test, comprising:
2		transmitting memory array test data to a memory array;
3		storing the memory array test data in the memory array
4		reading the memory array test data from the memory array; and
5		comparing the memory array test data transmitted to the memory array with the
6	memo	ry array test data read from the memory array.
1	25.	The method according to claim 24, wherein the memory component is a dynamic
2	random acces	s memory (DRAM).
1	26.	The method according to claim 24, wherein the memory component is a buffer.
1	27.	The method according to claim 26, wherein the buffer is an address and command
2	buffer.	
1	28.	The method according to claim 26, wherein the buffer is a data buffer.
1	20	The mothed according to plain 26 whomin the hyffen is an address and command
1 2	29. and data buffe	The method according to claim 26, wherein the buffer is an address and command
2	and data burne	
1	30.	The method according to claim 24, wherein the compare register generates a test
2		n the memory array test data transmitted to the memory array compared with the
3		test data read from the memory array.
	- J	J J

The first that the first that the first the time that the first th

1	31. A memory module with built-in self test, comprising:
2	at least one memory component;
3	an address and command buffer adapted to transmit address and command data
4	and test data to the at least one memory component, wherein the address and command
5	buffer includes a register to receive a test result; and
6	at least one data buffer to receive the test data from the address and command
7	buffer, to receive the test data from the at least one memory component, and to compare
8	the test data received from the address and command buffer with the test data received
9	from the at least one memory component to generate the test result.
1	32. The memory module according to claim 31, wherein the address and command
2	buffer and the data buffer are within a single buffer chip.
1	33. The memory module according to claim 31, wherein the at least one memory
2	component is a dynamic random access memory (DRAM).
1	34. The memory module according to claim 31, wherein the address and command
2	buffer includes a clock multiplier to receive a clock signal and to multiply the clock signal for
3	transmission to the at least one memory component and the at least one data buffer.
1	35. The memory module according to claim 31, wherein the address and command

buffer includes an address and command generator to generate the address and command data.

2

1	36.	The memory module according to claim 31, wherein the test data is obtained from
2	a data bus thre	ough a memory controller.
1	37.	The memory module according to claim 31, wherein the register receives the test
2	result from th	e at least one data buffer and reports the test result as one of the following
3	conditions: b	uilt-in self test not enabled, built-in self test enabled, built-in self test failed, and
4	built-in self to	est passed.
1	38.	The memory module according to claim 31, wherein the at least one data buffer
2	utilizes an ex	clusive-OR (XOR) comparator to compare the test data received from the address
3	and command	d buffer with the test data received from the at least one memory component.
1	39.	A method of testing a memory module with built-in self test, the method
2	comprising:	
3		transmitting address and command data and test data to a memory component
4	from	an address and command buffer;
5		receiving the test data from the address and command buffer;
6		receiving the test data from the memory component; and
7		comparing the test data received from the address and command buffer with the
8	test d	ata received from the memory component to generate a test result.

1	40.	The method according to claim 39, wherein receiving the test data from the				
2	address and co	lress and command buffer, receiving the test data from the memory component, and				
3	comparing the	e test data are performed in a data buffer.				
1	41.	The method according to claim 40, wherein the data buffer and the address and				
2	command buf	fer are within a single buffer chip.				
1	42.	The method according to claim 39, wherein the memory component is a dynamic				
2	random acces	s memory (DRAM).				
1	43.	The method according to claim 39, further including:				
# 2		receiving a clock signal by a clock multiplier of the address and command buffer;				
		multiplying the clock signal; and				
= 4 ===================================		transmitting the clock signal to the memory component and a data buffer.				
4 1 1 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2						
1	44.	The method according to claim 39, further including:				
2		generating the address and command data from an address and command data				
3	genera	ator of the address and command buffer.				
1	45.	The method according to claim 39, further including:				
2		obtaining the test data from a data bus through a memory controller.				
1	46.	The method according to claim 39, further including:				

2	receiving the test result in a register of the address and command buffer; and
3	reporting the test result from the register as one of the following conditions: built-
4	in self test not enabled, built-in self test enabled, built-in self test failed, and built-in self
5	test passed.
	47. The week of according to aloim 20, wherein comparing the test data received from
1	47. The method according to claim 39, wherein comparing the test data received from
2	the address and command buffer with the test data received from the memory component is
3	performed by a data buffer utilizing an exclusive-OR (XOR) comparator.
1	48. A memory module with built-in self test, comprising:
2	at least one memory component;
1 2 2 3 4	an address and command buffer adapted to transmit address and command data
1 4	and test data to the at least one memory component, wherein the address and command
	buffer includes,
4 6	a register to receive a test result,
5 6 7	a clock multiplier to receive a clock signal and to multiply the clock signal
E 8	for transmission, and
9	an address and command generator to generate the address and command
10	data; and
11	at least one data buffer to receive the test data from the address and command
12	buffer, to receive the test data from the at least one memory component, and to compare
13	the test data received from the address and command buffer with the test data received
14	from the at least one memory component to generate the test result.

- The memory module according to claim 48, wherein the address and command 49. 1 2 buffer and the data buffer are within a single buffer chip.
- The memory module according to claim 48, wherein the at least one memory 50. 1 2 component is a dynamic random access memory (DRAM).
- The memory module according to claim 48, wherein the test data is obtained from 51. 1 a data bus through a memory controller. 2
 - The memory module according to claim 48, wherein the register receives the test 52. result from the at least one data buffer and reports the test result as one of the following conditions: built-in self test not enabled, built-in self test enabled, built-in self test failed, and built-in self test passed.

3

The memory module according to claim 48, wherein the at least one data buffer 53. utilizes an exclusive-OR (XOR) comparator to compare the test data received from the address and command buffer with the test data received from the at least one memory component.

ABSTRACT OF THE INVENTION

A memory component with built-in self test includes a memory array. An input/output interface is coupled to the memory array and has a loopback. A controller is provided to transmit memory array test data to the memory array to store the memory array test data, and to read the memory array test data from the memory array. A compare register is also provided to compare the memory array test data transmitted to the memory array with the memory array test data read from the memory array.





FIG. 1



FOR UTILITY/DESIGN CIP/PCT NATIONAL/PLANT ORIGINAL/SUBSTITUTE/SUPPLEMENTAL DECLARATIONS

RULE 63 (37 C.F.R. 1.63) DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION

PM & S FORM

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

believe I am to below) of the	he original, first ar subject matter wh	nd sole inventor (if only	y one name is listed! which a patent is sou	e address and citizenship a below) or an original, first a ught on the <u>INVENTION Ef</u> T	and joint inventor (if pl	ext to my name, and I ural names are listed
		f which (CHECK appli		<u>'</u>	·	
	N. ⊠ is attached h			110 A		
BOX(ES) -	B. ☐ was file A C ☐ was file	ed on	onal Application	as U.S. Application No No. PCT//	on on	
		T application) was am		140. 101)	OII	
above. I acknow foreign priority be Application who certificate, or PC	wledge the duty to d benefits under 35 U s ch designated at leas CT International App	sclose all information kno S.C 119(a)-(d) or 365(b) st one other country than lication, filed by me or my	own to me to be materia of any foreign application the United States, listed assignee disclosing the	ed specification, including the al to patentability as defined in on(s) for patent or inventor's ce d below and have also identifie e subject matter claimed in this ng date of this application.	37 C.F.R. 1 56 Except a rtificate, or 365(a) of any d below any foreign appl	as noted below, I hereby claim PCT International lication for patent or inventor's
	IGN APPLICATION		NTH/Year_Filed	Date first Laid- open or Published	Date Patented or Granted	Priority NOT Claimed
<u>Number</u>	Country	Day/IVIO	NID/Tear Fileu	open or Fublished	or Granted	Friority NOT Claimed
Except as noted PCT internation application is in	I below, I hereby cla al applications listed addition to that disc	above or below and, if the losed in such prior application	fit under 35 U S C. 119 his is a continuation-in-p ations, I acknowledge th	age. (e) or 120 and/or 365(c) of the art (CIP) application, insofar a eduty to disclose all information prior application and the na	is the subject matter disc on known to me to be ma	closed and claimed in this aterial to patentability as
PRIOR U.S. F	PROVISIONAL, N No. (series code/	ONPROVISIONAL AI	ND/OR PCT APPLIC ay/MONTH/Year File		<u>Status</u> , <u>abandoned, patent</u>	Priority NOT Claimed
년 요						
I hereby declare						
	that all statements	made herein of my own k	nowledge are true and	that all statements made on in	formation and belief are	believed to be true; and
				ents and the like so made are parts may sopported the validity		
Section 1001 of	Title 18 of the Unite	d States Code and that s	uch willful false stateme	ents may jeopardize the validity	of the application of an	ly paterit issued thereon.
telephone number attorneys to pro authorize them person/assigned	per (202) 861-3000 (secute this application delete names/nume/attorney/firm/orga	to whom all communication and to transact all bus obers below of persons n	ons are to be directed), iness in the Patent and o longer with their firm a	00 New York Avenue, N W, N and the below-named persons Trademark Office connected the and to act and rely on instruction nem and by whom/which I here titing to the contrary.	i (of the same address) in nerewith and with the res ons from and communica	ndividually and collectively my sulting patent, and I hereby ite directly with the
🖟 Paul N. Kokul	is 1677	73 Paul E. White, J	lr, 32011	Stephen C. Glazier	31361 Adam R	. Hess 41835
i Nayinonu i . L	ippitt 175		28458	Ruth N. Morduch		P. Atkins 3882
G. Lloyd Knig				Richard H. Zaitlen	27248 Paul L. S	
Kevin E. Joyc	e 2050		24238	Roger R. Wise		V. Smyrski 38312
George M. Sir	illa 1822			Jay M. Finkelstein	21082 Vivian S	
Donald J. Bird Peter W. Gow	2532			Michael R. Dzwonczyk	36787 Eric S. C	
Peter vv. Gow Dale S. Lazar	dey 2587 2887			W. Patrick Bengtsson Jack S. Barufka	32456 Charanji 37087	it Brahma 46547
			11 30733	Jack O. Dardika	31007	
(1) INVENTO	R'S SIGNATURE	<u>. </u>		Date:		
	John			HALBERT		
		First	Middle Initia		Family Name	
Residence	Beaverton		Oregon		U.S A.	
		City		State/Foreign Country	C	ountry of Citizenship
Post Office Ad	ddress	15045 SW Eme	rald Court, Beavertor	n, Oregon 97007		
(include Zip C	ode)	97007				
(O) INIVENITOR	DIC CICNATURE			Dete		
(Z) INVENTO	R'S SIGNATURE	·	M.	Date:		
	Randy			BONELLA		
		First	Middle Initia		Family Name	**************************************
Residence	Portland		Oregon		U.S.A.	
		City		State/Foreign Country	C	ountry of Citizenship
Post Office Ad	ddress	4122 SW Garde	n Home Road, Portla	and, Oregon 97219		
(include Zip C	ode)	97219		_		
			•	on the attached page porated herein by refe Atty, D		
				,y. L		9613/15
					Г	00 10/10